A low capacitance ESD diode keeps 3.5 pF off a high-speed line. Why 45 pF parts are wrong there, and how capacitance, clamping and IEC levels decide.
Updated: October 28, 2026 USB ESD protection must clamp each pin without ruining the eye diagram: pick VRWM above the pin’s normal voltage, keep capacitance inside the USB generation’s budget, and place the diode on the connector side of series elements with a short, wide return to the shield/chassis reference. Data pins, CC/SBU pins on … Read more
Send the topology, current and voltage class. Good-Ark sales and application engineering will confirm the closest device, package and qualification status.